

FEATURES


- High performance multi-bit delta-sigma audio ADC
- 102 dB signal to noise ratio
- -85 dB THD+N
- 24-bit, 8 to 100 kHz sampling frequency
- I²S/PCM master or slave serial data port
- Support TDM
- 256/384Fs, USB 12/24 MHz and other non standard audio system clocks
- Low power standby mode

APPLICATIONS

- Mic array
- Smart speaker
- Far field voice capture


ORDERING INFORMATION

ES7210 -40°C ~ +85°C QFN-32



BLOCK DIAGRAM

1. PIN OUT AND DESCRIPTION




| Pin Name | Pin number | Input or Output | Pin Description | | | | | | |
|----------------|------------|-----------------|---|--|--|--|--|--|--|
| CDATA, CCLK | 3, 4 | I/O, I | I ² C clock and data | | | | | | |
| AD0, AD1 | 1, 2 | 1 | I ² C address | | | | | | |
| MCLK | 5 | 1 | Master clock | | | | | | |
| SCLK | 9 | I/O | Serial data bit clock | | | | | | |
| LRCK | 10 | I/O | Serial data left and right channel frame clock | | | | | | |
| SDOUT1/TDMOUT | 11 | 0 | Serial data output or TDM data input and output | | | | | | |
| SDOUT2/TDMIN | 12 | I/O | Serial data output of TDM data input and output | | | | | | |
| INT | 13 | 0 | Interrupt | | | | | | |
| DMIC_CLK | 14 | 0 | Digital mic clock | | | | | | |
| MIC1P, MIC1N | 16, 15 | | Mic input | | | | | | |
| MIC2P, MIC2N | 19, 20 | Analog | MIC1P and MIC3P can be used as digital mic | | | | | | |
| MIC3P, MIC3N | 31, 32 | Andiog | data input | | | | | | |
| MIC4P, MIC4N | 28, 27 | | | | | | | | |
| MICBIAS12 | 24 | Analog | Mic bias | | | | | | |
| MICBIAS34 | 26 | Andiog | | | | | | | |
| VDDP | 6 | Analog | Power supply for the digital input and output | | | | | | |
| VDDD, GNDD | 7, 8 | Analog | Digital power supply | | | | | | |
| VDDA, GNDA | 22, 21 | Analog | Analog power supply | | | | | | |
| VDDM | 23 | Analog | Analog power supply | | | | | | |
| REFP12, REFP34 | 17, 29 | Analog | Filtering capacitor connection | | | | | | |
| REFQ12, REFQ34 | 18, 30 | Analog | Filtering capacitor connection | | | | | | |
| REFQM | 25 | Analog | Filtering capacitor connection | | | | | | |

Revision 18.0

October 2021

2. TYPICAL APPLICATION CIRCUIT



3. CLOCK MODES AND SAMPLING FREQUENCIES

The device supports standard audio clocks (64Fs, 128Fs, 256Fs, 384Fs, 512Fs, etc), USB clocks (12/24 MHz), and some common non standard audio clocks (25 MHz, 26 MHz, etc).

According to the serial audio data sampling frequency (Fs), the device can work in two speed modes: single speed mode or double speed mode. In single speed mode, Fs normally ranges from 8 kHz to 48 kHz, and in double speed mode, Fs normally range from 64 kHz to 96 kHz.

The device can work either in master clock mode or slave clock mode. In slave mode, LRCK and SCLK are supplied externally, and LRCK and SCLK must be synchronously derived from the system clock with specific rates. In master mode, LRCK and SCLK are derived internally from device master clock.

4. MICRO-CONTROLLER CONFIGURATION INTERFACE

The device supports standard I²C micro-controller configuration interface. External microcontroller can completely configure the device through writing to internal configuration registers.

I²C interface is a bi-directional serial bus that uses a serial data line (CDATA) and a serial clock line (CCLK) for data transfer. The timing diagram for data transfer of this interface is given in Figure 1a and Figure 1b. Data are transmitted synchronously to CCLK clock on the CDATA line on a byte-by-byte basis. Each bit in a byte is sampled during CCLK high with MSB bit being transmitted firstly. Each transferred byte is followed by an acknowledge bit from receiver to pull the CDATA low. The transfer rate of this interface can be up to 400 kbps.

A master controller initiates the transmission by sending a "start" signal, which is defined as a high-to-low transition at CDATA while CCLK is high. The first byte transferred is the slave address. It is a seven-bit chip address followed by a RW bit. The chip address must be 1000 0x, where x equals AD1 AD0. The RW bit indicates the slave data transfer direction. Once an acknowledge bit is received, the data transfer starts to proceed on a byte-by-byte basis in the direction specified by the RW bit. The master can terminate the communication by generating a "stop" signal, which is defined as a low-to-high transition at CDATA while CCLK is high.

In I²C interface mode, the registers can be written and read. The formats of "write" and "read" instructions are shown in Table 1 and Table 2. Please note that, to read data from a register, you must set R/W bit to 0 to access the register address and then set R/W to 1 to read data from the register.

| | Chip Address | R/W | | Register Address | | Data to be written | | |
|-------|----------------|-----|-----|------------------|-----|--------------------|-----|------|
| start | 1000 0 AD1 AD0 | 0 | ACK | RAM | ACK | DATA | ACK | Stop |

Table 1 Write Data to Register in I²C Interface Mode




Figure 1a I²C Write Timing

Table 2 Read Data from Register in I²C Interface Mode

| | Chip Address | R/W | | Register Address | | |
|-------|----------------|-----|-----|------------------|------|------|
| Start | 1000 0 AD1 AD0 | 0 | ACK | RAM | ACK | |
| | Chip Address | R/W | | Data to be read | | |
| Start | 1000 0 AD1 AD0 | 1 | ACK | Data | NACK | Stop |







Figure 1b I²C Read Timing

5. DIGITAL AUDIO INTERFACE

The device provides many formats of serial audio data interface to the output from the ADC through LRCK, SCLK and SDOUT pins. These formats are I²S, left justified, DSP/PCM mode and TDM. ADC data is out at SDOUT on the falling edge of SCLK. The relationships of SDOUT, SCLK and LRCK with these formats are shown through Figure 2a to Figure 2h. ES7210 can be cascaded up to 16-ch through single I²S or TDM, please refer to the user guide for detail description.









6. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Continuous operation at or beyond these conditions may permanently damage the device.

| PARAMETER | MIN | MAX |
|------------------------------|-----------|-----------|
| Analog Supply Voltage Level | -0.3V | +3.6V |
| Digital Supply Voltage Level | -0.3V | +3.6V |
| Analog Input Voltage Range | GNDA-0.3V | VDDA+0.3V |
| Digital Input Voltage Range | GNDD-0.3V | VDDP+0.3V |
| Operating Temperature Range | -40°C | +85°C |
| Storage Temperature | -65°C | +150°C |

RECOMMENDED OPERATING CONDITIONS

| PARAMETER | MIN | ТҮР | MAX | UNIT |
|------------------|-----|---------|-----|------|
| VDDD | 1.6 | 1.8/3.3 | 3.6 | V |
| VDDP | 1.6 | 1.8/3.3 | 3.6 | V |
| VDDA (Note 1, 2) | 1.6 | 1.8/3.3 | 3.6 | V |
| VDDM | 1.6 | 1.8/3.3 | 3.6 | V |

Note 1: for VDDA less than 2V, in mic application, PGA gain must be set at or above 21 dB.

Note 2: for VDDA less than 2V, in speaker feedback application, ADC must be reset after speaker amplifier power up, if its power up transient signal is out of ADC common mode input range.

ADC ANALOG AND FILTER CHARACTERISTICS AND SPECIFICATIONS

Test conditions are as the following unless otherwise specify: VDDA=3.3V, VDDD=3.3V, AGND=0V, DGND=0V, Ambient temperature=25°C, Fs=48 KHz or 96 KHz, MCLK/LRCK=256.

| PARAMETER | MIN | ТҮР | MAX | UNIT |
|--|--------|-----|--------|------|
| ADC Performance | | | · | |
| Signal to Noise ratio (A-weigh) | 95 | 102 | 104 | dB |
| THD+N | -88 | -85 | -75 | dB |
| Channel Separation (1KHz) | 95 | 100 | 105 | dB |
| Interchannel Gain Mismatch | | 0.1 | | dB |
| Gain Error | | | ±5 | % |
| Filter Frequency Response – Single Speed | ł | · | | |
| Passband | 0 | | 0.4535 | Fs |
| Stopband | 0.5465 | | | Fs |
| Passband Ripple | | | ±0.05 | dB |
| Stopband Attenuation | 70 | | | dB |
| Filter Frequency Response – Double Spee | ed | | | |
| Passband | 0 | | 0.4167 | Fs |
| Stopband | 0.7917 | | | Fs |
| Passband Ripple | | | ±0.005 | dB |
| Stopband Attenuation | 70 | | | dB |

Revision 18.0

| Analog Input | | |
|--|-----------|-------|
| Full Scale Input Level (±: differential P/N) | ±AVDD/3.3 | ±Vrms |
| Input Impedance | 6 | ΚΩ |

DC CHARACTERISTICS

| PARAMETER | MIN | ТҮР | MAX | UNIT |
|-----------------------------------|----------|------|-----|------|
| Normal Operation Mode (Fs=16 KHz) | | | | |
| VDDD=1.8V, VDDP=1.8V, VDDA=3.3V | | 63 | | mW |
| VDDD=1.8V, VDDP=1.8V, VDDA=1.8V | | 24 | | |
| Power Down Mode (Note 3) | | | | |
| VDDD=1.8V, VDDP=1.8V, VDDA=3.3V | | 10 | | uA |
| Digital Voltage Level | | | | |
| Input High-level Voltage | 0.7*VDDP | | | V |
| Input Low-level Voltage | | | 0.5 | V |
| Output High-level Voltage | | VDDP | | V |
| Output Low-level Voltage | | 0 | | V |

Note 3: recommend all power supply on, entering low power through control register setting, then stopping input clock.

I²C SWITCHING SPECIFICATIONS (SLOW SPEED MODE/HIGH SPEED MODE)

| PARAMETER | Symbol | MIN | MAX | UNIT |
|---|--------------------|----------|----------|------|
| CCLK Clock Frequency | F _{CCLK} | | 100/400 | KHz |
| Bus Free Time Between Transmissions | T _{TWID} | 4.7/1.3 | | us |
| Start Condition Hold Time | T _{TWSTH} | 4.0/0.6 | | us |
| Clock Low time | T _{TWCL} | 4.7/1.3 | | us |
| Clock High Time | T _{TWCH} | 4.0/0.6 | | us |
| Setup Time for Repeated Start Condition | T _{TWSTS} | 4.7/0.6 | | us |
| CDATA Hold Time from CCLK Falling | T _{TWDH} | | 3.45/0.9 | us |
| CDATA Setup time to CCLK Rising | T _{TWDS} | 0.25/0.1 | | us |
| Rise Time of CCLK | T _{TWR} | | 1.0/0.3 | us |
| Fall Time CCLK | T _{TWF} | | 1.0/0.3 | us |




Figure 3 I²C Timing

SERIAL AUDIO PORT SWITCHING SPECIFICATIONS

| PARAMETER | | Symbol | MIN | MAX | UNIT |
|---|-----------|--------------------|-----|------|------|
| MCLK frequency | | | | 49.2 | MHz |
| MCLK duty cycle | | | 40 | 60 | % |
| LRCK frequency (Note 4) | | | | 100 | KHz |
| LRCK duty cycle (Note 5) SCLK frequency SCLK pulse width low SCLK Pulse width high SCLK falling to LRCK edge (master mode only) LRCK edge to SCLK rising (slave mode only) | | | 40 | 60 | % |
| SCLK frequency | | | | 26 | MHz |
| SCLK pulse width low | | T _{SLKL} | 16 | | ns |
| SCLK Pulse width high | | T _{SCLKH} | 16 | | ns |
| SCLK falling to LRCK edge (master mod | de only) | T _{SLR} | | 10 | ns |
| LRCK edge to SCLK rising (slave mode | only) | T _{LSR} | 10 | | ns |
| SCLK falling to SDOUT valid | VDDD=3.3V | - | | 16 | ns |
| | VDDD=1.8V | T _{SDO} | | 39 | |
| LRCK edge to SDOUT valid (Note 6) | VDDD=3.3V | - | | 11 | ns |
| | VDDD=1.8V | T _{LDO} | | 25 | |
| TDMIN valid to SCLK rising setup time | | T _{SDIS} | 10 | | ns |
| SCLK rising to TDMIN hold time | | T _{SDIH} | 10 | | ns |

Note 4: up to N*100 KHz when cascaded up to 16-ch through single I²S or TDM.

Note 5: one SCLK period of high time in DSP/PCM modes.

Note 6: only apply to MSB of Left Justified or DSP/PCM mode B.







Figure 4 Serial Audio Port Timing

7. PACKAGE (UNIT: MM)







| EXPOSED PAD OFFSET | MOLD FLATNESS COPLANARITY LEAD OFFSET EXPOSED PAD OFFSET | PACKAGE EDGE TOLERANCE | LEAD TIP TO EXPOSED PAD | LEAD LENGTH | 51 0100 | FD SIZE | LEAD PITCH | 999 - 9188 | RODY SIZE | LEAD WIDTH | L/F THICKNESS | MOLD THICKNESS | STAND OFF | TOTAL THICKNESS | | | |
|--------------------|---|------------------------|-------------------------|-------------|----------|---------|------------|------------|-----------|------------|---------------|----------------|-----------|-----------------|------|------|--------|
| | | | | NCE | PAD EDGE | | ۲ | × | | × | × | | | | | | |
| ŧ | ьрр | eee | aac | aaa | * | - | E2 | D2 | • | m | 0 | σ | A3 | A2 | ٨١ | A | SYMBOL |
| | | | | | | 0.2 | 2.7 | 2.7 | | | | 0.15 | | ł | 0 | 0.7 | NIN |
| 0.1 | 0.1 | 0.08 | 0.1 | 0.1 | 0.3 REF | 0.3 | 2.8 | 2.8 | 0.4 BSC | 4 BSC | 4 BSC | 0.2 | 0.203 REF | 0.55 | 0.02 | 0.75 | MON |
| | | | | | | 0.4 | 2.9 | 2.9 | | | | 0.25 | | ł | 0.05 | 0.8 | жлж |

Revision 18.0 10 October 2021 Latest datasheet: <u>www.everest-semi.com</u> or <u>info@everest-semi.com</u>

8. CORPORATE INFORMATION

Everest Semiconductor Co., Ltd.

No. 1355 Jinjihu Drive, Suzhou Industrial Park, Jiangsu, P.R. China, Zip Code 215021

苏州工业园区金鸡湖大道 1355 号国际科技园, 邮编 215021

Email: info@everest-semi.com



9. IMPORTANT NOTICE AND DISCLAIMER

Everest Semiconductor publishes reliable technical information about its products. Information contained herein is subject to change without notice. It may be used by a party at their own discretion and risk. Everest Semiconductor disclaims responsibility for any claims, damages, costs, losses, and liabilities arising out of your use of the information. This publication is not to be taken as a license to operate under any existing patents and intellectual properties.